Technical Support

Frequently Asked Questions

Where can I find Gowin FPGA documentation and resources?

Gowin provides comprehensive documentation including datasheets, user manuals, application notes, and reference designs available on their official website. BeiLuo as an authorized distributor provides additional resources including selection guides, design examples, and FAE support. Our technical support portal includes FAQs, troubleshooting guides, and video tutorials. For specific questions, our FAE team is available to provide personalized guidance on device selection, design optimization, and troubleshooting. We also offer training sessions and workshops for engineering teams getting started with Gowin FPGAs.

Visit the Gowin website for official documentation. Contact BeiLuo for distributor-specific resources and personalized FAE support.

Gowin documentation FPGA resources technical support
How do I choose between LittleBee and Arora FPGA families?

The choice between LittleBee and Arora depends on your application requirements. LittleBee devices are ultra-low-power FPGAs with embedded flash, ideal for battery-powered applications, IoT sensors, and portable electronics. They offer instant-on capability and static power consumption as low as 50uA. Arora devices are high-performance FPGAs with SRAM-based configuration, offering higher logic density, more DSP resources, and support for external DDR memory. Choose Arora for video processing, communications, edge AI, and other performance-intensive applications. Consider power budget, performance requirements, and cost when making your selection. Our selection guides provide detailed comparisons to help you decide.

Evaluate your power budget and performance needs. Use our selection guides or contact FAE for personalized recommendations.

LittleBee vs Arora FPGA family selection Gowin FPGA comparison
What development tools are available for Gowin FPGAs?

Gowin provides the Gowin Cloud Designer (GCD) integrated development environment, a comprehensive free tool suite for FPGA design. GCD includes synthesis, place-and-route, simulation, and programming capabilities. The software supports VHDL, Verilog, and SystemVerilog hardware description languages. Key features include an IP Core Generator for standard interfaces, Power Analyzer for accurate power estimation, Timing Analyzer for comprehensive verification, and Programmer supporting JTAG and SPI modes. The Tang Nano series of development boards provide affordable platforms for evaluation and prototyping. GCD is available for Windows and Linux with no license fees required.

Download Gowin Cloud Designer from the official website. Purchase a Tang Nano board for hands-on evaluation.

Gowin development tools FPGA IDE Gowin Cloud Designer
How can I get technical support for my Gowin FPGA design?

BeiLuo provides comprehensive technical support for Gowin FPGA designs through multiple channels. Our FAE team offers device selection guidance, design review services, and troubleshooting assistance. Support includes help with IP core integration, timing closure, power optimization, and PCB layout recommendations. We provide reference designs and application notes for common use cases. For complex projects, we offer dedicated engineering support and can facilitate direct communication with Gowin technical teams. Training sessions and workshops are available for engineering teams. Contact us through our support portal, email, or phone to connect with an FAE.

Contact our FAE team early in your design cycle for optimal support. Engage us for design reviews before PCB fabrication.

Gowin technical support FAE assistance FPGA design help
What are the key considerations for low-power FPGA design?

Low-power FPGA design requires attention to multiple factors. For static power, choose LittleBee devices with embedded flash for the lowest standby consumption. Minimize dynamic power by using clock gating to disable unused logic, running clocks at the minimum required frequency, and using the lowest I/O voltage compatible with your interfaces. Implement sleep modes for inactive periods and use burst processing rather than continuous operation. The power estimator in Gowin Cloud Designer helps predict consumption. For battery-powered applications, measure actual power consumption on hardware as estimates can vary. Consider temperature effects on power consumption and design appropriate thermal management.

Use our power optimization guide and Gowin Cloud Designer's power estimator. Contact FAE for low-power design consultation.

low power FPGA design power optimization battery powered FPGA
Can I migrate my design from other FPGA vendors to Gowin?

Yes, migration from other FPGA vendors to Gowin is possible with proper planning. The process involves assessing logic capacity requirements, mapping I/O assignments to Gowin pinouts, replacing vendor-specific IP with Gowin equivalents, and translating timing constraints. Gowin Cloud Designer supports standard VHDL and Verilog, so RTL code typically requires minimal changes. Key considerations include differences in architecture, IP availability, and timing characteristics. Our FAE team can assist with migration planning, provide compatibility analysis, and help optimize your design for Gowin FPGAs. We recommend starting with a pilot module to validate the approach before full migration.

Contact our FAE team for migration assessment and guidance. Start with a small module to validate the migration approach.

FPGA migration vendor conversion Gowin porting
What IP cores are available for Gowin FPGAs?

Gowin provides a comprehensive library of pre-verified IP cores covering interface protocols, video processing, memory controllers, communications, and AI acceleration. Interface IP includes MIPI D-PHY/CSI-2/DSI, DDR3/DDR4 controllers, Ethernet MAC, USB 2.0/3.0, PCIe Gen2, CAN, SPI, I2C, and UART. Video and image processing IP includes HDMI, DisplayPort, color space converters, and scalers. Memory controller IP supports DDR3, DDR4, LPDDR, and QSPI Flash. AI acceleration IP includes neural network inference engines and convolution accelerators. Most IP cores are available free of charge and can be configured through the Gowin Cloud Designer IP Core Generator. Documentation and example designs are provided for each IP core.

Browse the IP catalog in Gowin Cloud Designer. Contact FAE for IP recommendations specific to your application.

Gowin IP cores FPGA IP catalog MIPI DDR IP
How do I get started with Gowin FPGA development?

Getting started with Gowin FPGA development is straightforward. First, download and install Gowin Cloud Designer from the official website - it's free and requires no license. Purchase a Tang Nano development board, which provides an affordable and feature-rich platform for learning and prototyping. Explore the documentation including user guides, application notes, and reference designs available on Gowin's website. Work through the tutorials and example projects included with the development tools. Join the active Gowin community forums for peer support and design sharing. Contact BeiLuo for technical support, training sessions, and application guidance. We offer starter kits that include development boards, cables, and documentation to accelerate your learning.

Order a Tang Nano development kit from BeiLuo to begin your Gowin FPGA journey. Our FAE team can provide onboarding support.

Gowin getting started FPGA beginner guide Tang Nano tutorial