DC-DC Converter PCB Layout and EMI Suppression Design Guide
PCB layout has a decisive impact on DC-DC converter efficiency, output ripple, and EMI performance. This article uses ChipSea CS5080 as an example to introduce best PCB layout practices and EMI suppression techniques.
Key Layout Principles
1. Input Capacitor Placement
- Input capacitor (Cin) must be placed as close as possible to VIN and GND pins
- Trace length between capacitor and chip should be <3mm
- Use multiple small ceramic capacitors in parallel to reduce ESR and ESL
- Recommended: 10μF + 0.1μF ceramic capacitors
2. Switching Node (SW) Handling
- SW node is a high dv/dt area; minimize copper area
- Place solid ground plane under SW to reduce electric field radiation
- Avoid routing SW traces across other signal layers
- Place inductor close to SW pin
3. Output Capacitor Placement
- Output capacitor (Cout) close to inductor and chip GND
- Use short, wide traces for connections
- Recommended: 22μF ceramic + 10μF tantalum capacitors
4. Feedback Network Layout
- Place feedback resistor divider close to FB pin
- Keep feedback traces away from SW node and inductor
- Use Kelvin connection for output voltage sensing
Recommended PCB Layout
``
Top Layer:
┌─────────────────────────────────┐
│ VIN ──┬──[10μF]──┬──[0.1μF] │
│ │ │ │
│ [IC] [L]──[22μF]──VOUT
│ │ │ │
│ GND ──┴──────────┴────────────┤
└─────────────────────────────────┘
Bottom Layer: ┌─────────────────────────────────┐ │ Solid GND Plane │ │ (Multiple vias under SW) │ └─────────────────────────────────┘ ``
EMI Suppression Techniques
1. Input Filter Design
- Add π-type filter at input
- Ferrite bead + capacitor combination
- Set cutoff frequency to 1/10 of switching frequency
2. Output Filter Design
- LC filter to reduce output ripple
- Common mode choke for common mode noise suppression
- Ceramic + electrolytic capacitor combination
3. Shielding and Isolation
- Use shielded inductors to reduce radiation
- Keep sensitive circuits away from SW node
- Single-point connection for analog and power ground
4. Spread Spectrum
- CS5080 supports spread spectrum to reduce peak EMI
- When enabled, switching frequency jitters ±10%
- Effectively reduces fundamental and harmonic peak amplitudes
Thermal Design Considerations
1. Thermal Via Design
- Place thermal vias under chip thermal pad
- Via quantity: 9-16, diameter 0.3mm
- Connect to bottom layer GND plane
2. Copper Area Optimization
- Increase VIN and GND trace width (>1mm)
- Use parallel copper layers to reduce impedance
- Add external heatsink if necessary
💡 FAE Insights
⚠️ Common Pitfalls
- ✗ Common implementation mistake 1
- ✗ Common implementation mistake 2
📋 Customer Cases
Industrial Customer
Industrial Automation
Challenge
Customer faced challenges implementing the technology in their specific application.
Solution
Implemented the recommended approach with comprehensive technical support.
Customer Feedback
"Successfully resolved the issues with improved system performance and reliability."
Frequently Asked Questions
1. What inductor value should I use with CS5080?
Inductor selection depends on input/output voltages, switching frequency, and desired ripple current. For CS5080 operating at 1MHz with typical 3.3V output from Li-ion battery (3.0-4.2V), a 2.2μH inductor is recommended for 500mA-1A output current. The inductor should be sized for 20-40% ripple current. Calculate using L = (Vout x (Vin-Vout)) / (Vin x fsw x ΔI). Use shielded inductors for EMI-sensitive applications. Ensure the inductor's saturation current rating exceeds the peak current (Iout + ΔI/2). Recommended part numbers are provided in the datasheet.
2. How do I measure output ripple accurately?
Accurate ripple measurement requires proper technique to avoid picking up noise. Use a ground spring or coaxial cable instead of long ground leads, which act as antennas and pick up switching noise. Set oscilloscope bandwidth to 20MHz to exclude high-frequency noise. Place probe tip directly at output capacitor, with ground spring connected to nearby ground. Avoid using the long ground clip that comes with standard probes. For best results, use a 1x probe or 50Ω coaxial cable with DC block. The CS5080 typical output ripple is 10-30mVpp depending on load and output capacitance.
3. What causes poor efficiency in my buck converter?
Poor efficiency can result from several factors. Inductor DCR (DC resistance) causes conduction losses - use inductors with low DCR (<100mΩ). Switching losses increase with higher switching frequencies. Light-load efficiency suffers if the converter doesn't enter PFM mode. Output capacitor ESR affects ripple and efficiency. PCB trace resistance adds losses. The CS5080 achieves 90-95% efficiency at moderate loads. Check your inductor selection, ensure PFM mode is enabled for light loads, verify input/output capacitor quality, and minimize PCB trace resistance. Measure efficiency by calculating Pout/Pin using precision meters.
4. FAQ 4 about DC-DC Converter PCB Layout and EMI Suppression Design Guide?
Detailed technical answer related to DC-DC Converter PCB Layout and EMI Suppression Design Guide implementation and considerations. For detailed specifications and application support on chipsea products, refer to the datasheet or contact our team.
5. FAQ 5 about DC-DC Converter PCB Layout and EMI Suppression Design Guide?
Detailed technical answer related to DC-DC Converter PCB Layout and EMI Suppression Design Guide implementation and considerations. For detailed specifications and application support on chipsea products, refer to the datasheet or contact our team.